



PATENT ABSTRACTS OF JAPAN

(11) Publication number: **61174743 A**(43) Date of publication of application: **06.08.1986**(51) Int. Cl. **H01L 21/88**(21) Application number: **60015873**(71) Applicant: **NEC CORP**(22) Date of filing: **30.01.1985**(72) Inventor: **SAKAI KIYOSHI****(54) MANUFACTURE OF ELECTRODE WIRING OF SEMICONDUCTOR DEVICE**

COPYRIGHT: (C)1986,JPO&Japio

(57) Abstract:

PURPOSE: To reduce electric resistance of an Si gate electrode and a wiring by forming a metal film on a whole insulating film inclusive of a semiconductor layer having a pattern formed on it and forming an alloy layer composed of the metal film and the semiconductor layer.

CONSTITUTION: A pattern of a semiconductor layer 3 made of a poly-crystal Si is formed on an Si substrate 2 on which an insulating film 1 is provided. Next, an impurity diffused layer 4 is formed using the layer 3 as a mask. Next, a layer 11 is oxidized to leave layers 12 and 13. If, in this time, Mo is used as the metal and the whole is heat-treated in an oxidizing atmosphere, a metal part except the layers 12 and 13 are oxidized and the produced oxide is blown off and removed simply.

